

Statement of Problem & Justification

Statement of Problem & Justification

Existing Method	Pros	Cons
Formal Verification	Exhaustively Secure	Not scalable
Security Auditing	Context-Aware	Manually intensive
Directed Tests	Automated	Lack of coverage
Information Flow Tracking	Targeted coverage spaces	False positives

Hardware vulnerabilities **are difficult to patch.**







The graph illustrates the relationship between effort and time across the SDLC phases. The y-axis is labeled *Effort* and the x-axis is labeled *Time*. The phases are Design, Build, Test, and Deploy. A red curve, labeled 'Cost of fixes', starts low in the Design phase and rises exponentially through Build, Test, and Deploy. A blue shaded area, labeled 'Dealing with security', starts in the Design phase, peaks during the Test phase, and then declines in the Deploy phase. A large green arrow points from the Test phase back towards the Design phase, indicating the direction of security effort.

Figure 2: Discovering hardware bugs in the design stage decreases the costs of maintaining and patching processors.

Study Design & Methods

Figure 3: Differential fuzzing is a technique for detecting functional bugs in software.

Differences from existing hardware verification methods:

Increased Scalability	
Increased Automation	
Increased Coverage	
Decreased False Positives	

The diagram illustrates the proposed framework, organized into three main functional blocks: Seed generator, Stimulus generator, and Bug detection.

- Seed generator:** This block contains an **Instruction generator** which produces assembly-like instructions (e.g., `add r1, r2, r5`, `mul r3, r6, r3`, `beq r5, r7, r9`). These instructions are used to generate **Seeds**, represented as binary strings (e.g., `001110`, `100010`, `101101`).
- Stimulus generator:** This block contains an **Input database** and a **Mutation engine**. The **Mutation engine** applies mutations (e.g., `101010`) to the seeds, resulting in mutated binary strings (e.g., `001110`, `100010`, `101010`, `000100`). A **Feedback engine**, which includes logic gate symbols, receives input from the **Processor** and the **Mutation engine**.
- Bug detection:** This block contains a **Golden reference model** and a **Comparator**. The **Processor** (depicted as a microcontroller with a PUSCOP logo) receives input from the **Input database** and the **Feedback engine**. The **Comparator** compares the output of the **Processor** against the **Golden reference model** to detect bugs, indicated by a red bug icon.

Figure 4: TheHuzz framework for hardware fuzzing.

Data Analysis & Interpretation

```
// GROUP 2.1: set MPP field in mstatus to 01 Supervisor
asm volatile ( "CSRR t0, mstatus" );
asm volatile ( "LI t1, 0xFFFFFF7F" );
asm volatile ( "AND t0, t0, t1" ); // set MPP to 01
asm volatile ( "CSRW mstatus, t0" );

// GROUP 2.2: NOP instructions
asm volatile ( "ADDI x0, x0, 0" );
asm volatile ( "ADDI x0, x0, 0" );
asm volatile ( "ADDI x0, x0, 0" );

// GROUP 2.3: switch to supervisor mode
asm volatile ( "LA t0, supervisor_mode_code" );
asm volatile ( "CSRW mepc, t0" ); // set mepc to supervisor_mode_code
asm volatile ( "MRET" );

// GROUP 2.4: NOP instructions
asm volatile ( "ADDI x0, x0, 0" );
asm volatile ( "ADDI x0, x0, 0" );
asm volatile ( "ADDI x0, x0, 0" );

// GROUP 2.5: supervisor mode code with writes to SRO CSRs
asm volatile ( "supervisor_mode_code:" );
asm volatile ( "LI t0, 0x12345678" );
asm volatile ( "CSRW 0xDA0, t0" ); // scountovf
```

Figure 5: Contents of an assembly exploit that show the unexpected behavior with supervisor privilege mode.



Figure 6: Simulation waveform showing the processor switching privilege contexts from Machine to Supervisor.




Figure 7: Executable binary showing an illegal instruction in supervisor-mode.




Figure 8: Program does not crash on illegal instruction exception.

Results

The vulnerability regarding **failure to throw illegal instruction exception** is described with a simulation waveform for visual verification, trace logs for automated verification, and an assembly exploit for replicating the vulnerability.

A total of **6 zero-day** bugs were discovered in the RSD processor including:

- Unvalidated **FS** flag
- Unhandled **FS** flag
- Unhandled **SD** flag
- Machine writable **SD** flag
- User readable **MPP** flag
- Unhandled writable **MPP** flag



Figure 9: Affected fields in the *mstatus* CSR register on the RSD processor.


All bugs were responsibly and **ethically disclosed** by providing a **technical writeup** to the product's authors and a **high-level overview** to their respective security authorities for official acknowledgement.

Discussion & Conclusion

Each individual bug discovered from this work could lead to:

- **Privilege escalation**
- **Isolation bypassing**
- **Silent failures**

With an average recommended CVSS v4.0 score of 9.3/10 **“Critical”**, the bugs found in this work have serious implications on the entire execution process of the RSD processor.



These results show that hardware fuzzing is an effective method of verifying the architectural security of open-source processors.

Additionally, the discovery of such **severe implementation flaws** of the RISC-V ISA demonstrates the insufficiency of current hardware verification practices. These findings highlight the urgent need for the integration of a complete hardware fuzzing validation suite to mitigate the potential for **critical architectural exploits** that other methods might miss.

Further research will be conducted to determine:

- Efficacy of hardware differential fuzzing across **other processors** (XiangShan, CVA6S+)
- **Root cause** of the 6 RSD vulnerabilities within the source code
- Optimizing input generation and mutations to **increase search space** and coverage
- Integration with existing hardware verification methods as a **hybrid solution**
- Reducing **false positives** in the bug detection process

